d6
/
uxn11
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

(uxn.c) Temporary register does not need masking

This commit is contained in:
Devine Lu Linvega 2024-08-17 17:02:59 -07:00
parent 45c4d5a876
commit 82c8651bcf
1 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/uxn.c
View File

@ -32,7 +32,7 @@ WITH REGARD TO THIS SOFTWARE.
#define POx(o) if(_2) { PO2(o) } else PO1(o) #define POx(o) if(_2) { PO2(o) } else PO1(o)
#define PO1(o) if(_r) o = DEC(rst); else o = DEC(wst); #define PO1(o) if(_r) o = DEC(rst); else o = DEC(wst);
#define PO2(o) if(_r) o = DEC(rst) | (DEC(rst) << 8); else o = DEC(wst) | (DEC(wst) << 8); #define PO2(o) if(_r) o = DEC(rst) | (DEC(rst) << 8); else o = DEC(wst) | (DEC(wst) << 8);
#define PUx(i) if(_2) { tt = (i); PU1(tt >> 8) PU1(tt) } else PU1(i) #define PUx(i) if(_2) { c = (i); PU1(c >> 8) PU1(c) } else PU1(i)
#define PU1(i) if(_r) INC(rst) = i; else INC(wst) = i; #define PU1(i) if(_r) INC(rst) = i; else INC(wst) = i;
#define RP1(i) if(_r) INC(wst) = i; else INC(rst) = i; #define RP1(i) if(_r) INC(wst) = i; else INC(rst) = i;
#define GET(o) if(_2) PO1(o[1]) PO1(o[0]) #define GET(o) if(_2) PO1(o[1]) PO1(o[0])
@ -45,15 +45,14 @@ WITH REGARD TO THIS SOFTWARE.
int int
uxn_eval(Uint16 pc) uxn_eval(Uint16 pc)
{ {
int a,b,x[2],y[2],z[2]; int a, b, c, x[2], y[2], z[2];
Uint16 tt;
if(!pc || uxn.dev[0x0f]) return 0; if(!pc || uxn.dev[0x0f]) return 0;
for(;;) { for(;;) {
switch(uxn.ram[pc++]) { switch(uxn.ram[pc++]) {
/* BRK */ case 0x00: return 1; /* BRK */ case 0x00: return 1;
/* JCI */ case 0x20: if(DEC(wst)) { JMI break; } pc += 2; break; /* JCI */ case 0x20: if(DEC(wst)) { JMI break; } pc += 2; break;
/* JMI */ case 0x40: JMI break; /* JMI */ case 0x40: JMI break;
/* JSI */ case 0x60: tt = pc + 2; INC(rst) = tt >> 8; INC(rst) = tt; JMI break; /* JSI */ case 0x60: c = pc + 2; INC(rst) = c >> 8; INC(rst) = c; JMI break;
/* LI2 */ case 0xa0: INC(wst) = uxn.ram[pc++]; /* LI2 */ case 0xa0: INC(wst) = uxn.ram[pc++];
/* LIT */ case 0x80: INC(wst) = uxn.ram[pc++]; break; /* LIT */ case 0x80: INC(wst) = uxn.ram[pc++]; break;
/* L2r */ case 0xe0: INC(rst) = uxn.ram[pc++]; /* L2r */ case 0xe0: INC(rst) = uxn.ram[pc++];